Initial revision of schematic completed

2026-08-07 15:12:45 +02:00
parent 36c68b6fea
commit 16b9cac338
29 changed files with 205557 additions and 5139 deletions
@@ -0,0 +1,318 @@
+%TF.GenerationSoftware,KiCad,Pcbnew,10.0.4-1.fc44app2*%
+%TF.CreationDate,2026-08-06T21:58:13+02:00*%
+%TF.ProjectId,STM32G474_FOC_CONTROLLER,53544d33-3247-4343-9734-5f464f435f43,rev?*%
+%TF.SameCoordinates,Original*%
+%TF.FileFunction,Copper,L2,Bot*%
+%TF.FilePolarity,Positive*%
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 10.0.4-1.fc44app2) date 2026-08-06 21:58:13*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+G04 Aperture macros list*
+%AMRoundRect*
+0 Rectangle with rounded corners*
+0 $1 Rounding radius*
+0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
+0 Add a 4 corners polygon primitive as box body*
+4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
+0 Add four circle primitives for the rounded corners*
+1,1,$1+$1,$2,$3*
+1,1,$1+$1,$4,$5*
+1,1,$1+$1,$6,$7*
+1,1,$1+$1,$8,$9*
+0 Add four rect primitives between the rounded corners*
+20,1,$1+$1,$2,$3,$4,$5,0*
+20,1,$1+$1,$4,$5,$6,$7,0*
+20,1,$1+$1,$6,$7,$8,$9,0*
+20,1,$1+$1,$8,$9,$2,$3,0*%
+G04 Aperture macros list end*
+%TA.AperFunction,ComponentPad*%
+%ADD10RoundRect,0.250001X-0.499999X-0.499999X0.499999X-0.499999X0.499999X0.499999X-0.499999X0.499999X0*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD11C,1.500000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD12RoundRect,0.250000X-0.600000X-0.600000X0.600000X-0.600000X0.600000X0.600000X-0.600000X0.600000X0*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD13C,1.700000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD14RoundRect,0.249999X-0.790001X-1.550001X0.790001X-1.550001X0.790001X1.550001X-0.790001X1.550001X0*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD15O,2.080000X3.600000*%
+%TD*%
+%TA.AperFunction,HeatsinkPad*%
+%ADD16C,0.370000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD17O,1.000000X2.100000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD18O,1.000000X1.800000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD19R,1.700000X1.700000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD20RoundRect,0.250000X-0.600000X-0.750000X0.600000X-0.750000X0.600000X0.750000X-0.600000X0.750000X0*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD21O,1.700000X2.000000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD22C,0.600000*%
+%TD*%
+%TA.AperFunction,SMDPad,CuDef*%
+%ADD23R,2.950000X4.500000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD24O,2.200000X3.500000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD25R,1.500000X2.500000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD26O,1.500000X2.500000*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD27RoundRect,0.250000X-0.600000X-0.725000X0.600000X-0.725000X0.600000X0.725000X-0.600000X0.725000X0*%
+%TD*%
+%TA.AperFunction,ComponentPad*%
+%ADD28O,1.700000X1.950000*%
+%TD*%
+G04 APERTURE END LIST*
+D10*
+%TO.P,J9,1,Pin_1_1*%
+%TO.N,Net-(J9-Pin_1)*%
+X151205000Y-109345000D03*
+D11*
+%TO.P,J9,2,Pin_2_2*%
+%TO.N,Net-(J9-Pin_2)*%
+X154205000Y-109345000D03*
+%TO.P,J9,3,Pin_3_3*%
+%TO.N,Net-(J9-Pin_3)*%
+X157205000Y-109345000D03*
+%TO.P,J9,4,Pin_4_4*%
+%TO.N,+5V*%
+X151205000Y-112345000D03*
+%TO.P,J9,5,Pin_5_5*%
+%TO.N,GND*%
+X154205000Y-112345000D03*
+%TO.P,J9,6,Pin_6_6*%
+%TO.N,unconnected-(J9-Pin_6-Pad6)*%
+X157205000Y-112345000D03*
+%TD*%
+D12*
+%TO.P,J10,1,Pin_1_1*%
+%TO.N,unconnected-(J10-Pin_1-Pad1)*%
+X132300000Y-105525000D03*
+D13*
+%TO.P,J10,2,Pin_2_2*%
+%TO.N,+5V*%
+X134840000Y-105525000D03*
+%TO.P,J10,3,Pin_3_3*%
+%TO.N,unconnected-(J10-Pin_3-Pad3)*%
+X132300000Y-108065000D03*
+%TO.P,J10,4,Pin_4_4*%
+%TO.N,unconnected-(J10-Pin_4-Pad4)*%
+X134840000Y-108065000D03*
+%TO.P,J10,5,Pin_5_5*%
+%TO.N,/stm32/Encoders/ENC_AL*%
+X132300000Y-110605000D03*
+%TO.P,J10,6,Pin_6_6*%
+%TO.N,/stm32/Encoders/ENC_AH*%
+X134840000Y-110605000D03*
+%TO.P,J10,7,Pin_7_7*%
+%TO.N,/stm32/Encoders/ENC_BL*%
+X132300000Y-113145000D03*
+%TO.P,J10,8,Pin_8_8*%
+%TO.N,/stm32/Encoders/ENC_BH*%
+X134840000Y-113145000D03*
+%TO.P,J10,9,Pin_9_9*%
+%TO.N,/stm32/Encoders/ENC_ZL*%
+X132300000Y-115685000D03*
+%TO.P,J10,10,Pin_10_10*%
+%TO.N,/stm32/Encoders/ENC_ZH*%
+X134840000Y-115685000D03*
+%TD*%
+D14*
+%TO.P,J2,1,Pin_1_1*%
+%TO.N,+15V*%
+X113285000Y-64970000D03*
+D15*
+%TO.P,J2,2,Pin_2_2*%
+%TO.N,GND*%
+X118365000Y-64970000D03*
+%TD*%
+D16*
+%TO.P,U10,41,EPAD_41*%
+%TO.N,GND*%
+X106925000Y-117635000D03*
+X106925000Y-118985000D03*
+X106925000Y-120335000D03*
+X107800000Y-116385000D03*
+X107800000Y-117635000D03*
+X107800000Y-118985000D03*
+X107800000Y-120335000D03*
+X107800000Y-121585000D03*
+X109050000Y-116385000D03*
+X109050000Y-117635000D03*
+X109050000Y-118985000D03*
+X109050000Y-120335000D03*
+X109050000Y-121585000D03*
+X109925000Y-117635000D03*
+X109925000Y-118985000D03*
+X109925000Y-120335000D03*
+%TD*%
+D17*
+%TO.P,J3,SH,SHIELD_SH*%
+%TO.N,unconnected-(J3-SHIELD-PadSH)*%
+X138015000Y-83680000D03*
+D18*
+%TO.N,unconnected-(J3-SHIELD-PadSH)_1*%
+X138015000Y-87860000D03*
+D17*
+%TO.N,unconnected-(J3-SHIELD-PadSH)_2*%
+X146655000Y-83680000D03*
+D18*
+%TO.N,unconnected-(J3-SHIELD-PadSH)_3*%
+X146655000Y-87860000D03*
+%TD*%
+D19*
+%TO.P,J5,1,Pin_1_1*%
+%TO.N,/stm32/UART_TX*%
+X150735000Y-88705000D03*
+D13*
+%TO.P,J5,2,Pin_2_2*%
+%TO.N,/stm32/UART_RX*%
+X150735000Y-91245000D03*
+%TO.P,J5,3,Pin_3_3*%
+%TO.N,GND*%
+X150735000Y-93785000D03*
+%TD*%
+D20*
+%TO.P,J7,1,Pin_1_1*%
+%TO.N,/stm32/CAN_H*%
+X132865000Y-64835000D03*
+D21*
+%TO.P,J7,2,Pin_2_2*%
+%TO.N,/stm32/CAN_L*%
+X135365000Y-64835000D03*
+%TD*%
+D22*
+%TO.P,U1,9,GNDPAD_9*%
+%TO.N,GND*%
+X108025000Y-91830000D03*
+X108025000Y-93030000D03*
+X108025000Y-94330000D03*
+X108025000Y-95430000D03*
+D23*
+X108625000Y-93630000D03*
+D22*
+X109225000Y-91830000D03*
+X109225000Y-93030000D03*
+X109225000Y-94330000D03*
+X109225000Y-95430000D03*
+%TD*%
+D24*
+%TO.P,SW1,*%
+%TO.N,*%
+X138365000Y-78500000D03*
+X146565000Y-78500000D03*
+D25*
+%TO.P,SW1,1,A_1*%
+%TO.N,Net-(SW1-A)*%
+X140465000Y-78500000D03*
+D26*
+%TO.P,SW1,2,B_2*%
+%TO.N,/stm32/CAN_H*%
+X142465000Y-78500000D03*
+%TO.P,SW1,3,C_3*%
+%TO.N,unconnected-(SW1-C-Pad3)*%
+X144465000Y-78500000D03*
+%TD*%
+D20*
+%TO.P,J8,1,Pin_1_1*%
+%TO.N,/stm32/CAN_H*%
+X142315000Y-64835000D03*
+D21*
+%TO.P,J8,2,Pin_2_2*%
+%TO.N,/stm32/CAN_L*%
+X144815000Y-64835000D03*
+%TD*%
+D27*
+%TO.P,J11,1,Pin_1_1*%
+%TO.N,/stm32/ENC_B*%
+X132865000Y-125185000D03*
+D28*
+%TO.P,J11,2,Pin_2_2*%
+%TO.N,VDD*%
+X135365000Y-125185000D03*
+%TO.P,J11,3,Pin_3_3*%
+%TO.N,/stm32/ENC_A*%
+X137865000Y-125185000D03*
+%TO.P,J11,4,Pin_4_4*%
+%TO.N,/stm32/ENC_Z*%
+X140365000Y-125185000D03*
+%TO.P,J11,5,Pin_5_5*%
+%TO.N,GND*%
+X142865000Y-125185000D03*
+%TD*%
+D27*
+%TO.P,J4,1,Pin_1_1*%
+%TO.N,VDD*%
+X151765000Y-64875000D03*
+D28*
+%TO.P,J4,2,Pin_2_2*%
+%TO.N,/stm32/I2C_SCL*%
+X154265000Y-64875000D03*
+%TO.P,J4,3,Pin_3_3*%
+%TO.N,/stm32/I2C_SDA*%
+X156765000Y-64875000D03*
+%TO.P,J4,4,Pin_4_4*%
+%TO.N,GND*%
+X159265000Y-64875000D03*
+%TD*%
+D14*
+%TO.P,J1,1,Pin_1_1*%
+%TO.N,+15V*%
+X99000000Y-64970000D03*
+D15*
+%TO.P,J1,2,Pin_2_2*%
+%TO.N,GND*%
+X104080000Y-64970000D03*
+%TD*%
+D10*
+%TO.P,J12,1,Pin_1_1*%
+%TO.N,/drv8316/OUT_A*%
+X99105000Y-109785000D03*
+D11*
+%TO.P,J12,2,Pin_2_2*%
+%TO.N,/drv8316/OUT_B*%
+X102105000Y-109785000D03*
+%TO.P,J12,3,Pin_3_3*%
+%TO.N,/drv8316/OUT_C*%
+X99105000Y-112785000D03*
+%TO.P,J12,4,Pin_4_4*%
+%TO.N,unconnected-(J12-Pin_4-Pad4)*%
+X102105000Y-112785000D03*
+%TD*%
+D19*
+%TO.P,J6,1,Pin_1_1*%
+%TO.N,/stm32/SWDIO*%
+X155325000Y-88705000D03*
+D13*
+%TO.P,J6,2,Pin_2_2*%
+%TO.N,/stm32/SWCLK*%
+X155325000Y-91245000D03*
+%TO.P,J6,3,Pin_3_3*%
+%TO.N,GND*%
+X155325000Y-93785000D03*
+%TD*%
+M02*